<
From version < 47.1 >
edited by uru
on 2015/03/17 13:41
To version < 42.1 >
edited by ssm
on 2014/12/27 17:51
>
Change comment: There is no comment for this version

Summary

Details

Page properties
Author
... ... @@ -1,1 +1,1 @@
1 -XWiki.uru
1 +XWiki.ssm
Content
... ... @@ -19,8 +19,6 @@
19 19  Our layout algorithm already supports the placement of edge labels. However, there's still room for improvement...
20 20  * **Layering Algorithms** (Bachelor, Master)
21 21  Implement an alternative algorithm for the layer assignment problem used in the layer-based approach to graph layout. The focus of the algorithm could the consideration of the number of edge crossings, a given aspect ratio, or overall compactness.
22 -* **Orthogonal "Edge Bundling"** (Bachelor, Master)
23 -Implement and evaluate strategies for orthogonal edge bundling within our layer-based layout algorithm.
24 24  * **Node Placement With a Focus on Compactness** (Master)
25 25  Node placement algorithms often try to draw as many edges as straight lines as possible. However, that usually results in less compact diagrams. The focus of this topic would be to devise or adapt a node placement algorithm that tries to strike a balance between straightness and compactness.
26 26  * **Compound Graph Layout** (Master)
... ... @@ -29,7 +29,6 @@
29 29  Develop methods for integrating port constraints in force-based drawing approaches. The resulting node placement shall be evaluated using an edge router such as [[libavoid>>url:http://www.adaptagrams.org/||shape="rect"]] on the model library of [[Ptolemy>>url:http://ptolemy.eecs.berkeley.edu/||shape="rect"]].
30 30  * **Combining Forces and Layers** (Master)**
31 31  **Design and implement a layout algorithm that combines the force-based and the layer-based approaches. The first three phases of the layer-based approach shall be replaced by a node distribution computed with a force-based approach.
32 -\\
33 33  
34 34  = Modeling Pragmatics =
35 35  
... ... @@ -50,8 +50,6 @@
50 50  Develop an automatic SCCharts documentation & comment system
51 51  * **Merging SCCharts and KLOTS** (Bachelor)
52 52  Implement KLOTS as demonstrator extension of the KIELER SCCharts implementation
53 -* **On the usability of the KIELER SCCharts compiler** (Bachelor)
54 -Evaluate the actual implementation of the KIELER SCCharts compiler and provide suggestions for improvements, i.e. the usability as standalone (commandline) compiler
55 55  \\
56 56  * **Validation Manager for Models **(Bachelor/Master)
57 57  Develop an integrated, flexible and generic syntactic validation framework for models (e.g. Esterel or SyncCharts).
... ... @@ -60,22 +60,16 @@
60 60  * **Transformation from SCCharts to Esterel** (Bachelor/Master)
61 61  Develop a transformation in Xtend2 to generate Esterel code for SCCharts.
62 62  * **Hardware Synthesis from SCCharts to FPGA **(Bachelor/Master)
63 -Use the circuit-based code generation approach to produce code for FPGAs
64 -* (% style="line-height: 1.4285715;" %)**Optimization of the SCCharts compiler **(%%)(Bachelor/Master)
65 -Profile the actual SCCharts compiler and apply optimizations; also evaluate the possibility to use multiple cores for compilation
66 -* **Optimization of the SCCharts transformations** (Bachelor/Master)
67 -Profile the actual SCCharts transformations and apply optimizations
68 -* **SCCharts Andriod backend for Mini Drones** (Bachelor/Master)  [work in progress, Bachelor/Master project summer term 2015]
69 -Develop a new code generation backend for SCCharts for Andriod applications with Mini Drones as demonstrator
70 -* **On the pragmatics of modelling large models in SCCharts** (Bachelor/Master)
71 -Evaluate the possibilities to create and maintain large models in model-based languages (i.e. SCCharts) and provide suggestions for improvements
72 -* **Extend the SC MoC to handle priority-based variable accesses** (Bachelor/Master)
73 -Add priorities to variable accesses to extend the SC MoC and therefore the number of valid sequentially constructive synchronous programs.
58 +Use the circuit-based code generation to produce code for FPGAs
59 +* (% style="line-height: 1.4285715;" %)**Optimizations for the SCCharts compiler **(%%)(Bachelor/Master)
60 +Profile the actual SCCharts compiler and apply optimizations
61 +* **Optimizations of the SCCharts transformations** (Bachelor/Master)
62 +Profile the actual SCCharts transformation and apply optimizations
74 74  \\
75 75  * **Detecting tick boundaries in SCCharts **(Master/Bachelor)
76 76  Implement an algorithm that detects tick boundaries (in concurrent) threads and therefore improves the scheduling
77 77  * **Efficient data dependency analyses in SCCharts** (Master/Bachelor)
78 -Implement data dependency analyses for SCCharts to improve static scheduling of the compiler
67 +Implement data dependency analyses for SCCharts
79 79  * **KIELER evaluation environment for synchronous languages** (Master/Bachelor)
80 80  Develop a reliable evaluation environment to compare common synchronous languages (i.e. Esterel/SyncCharts & SCCharts)
81 81  * **Raceyard evaluation** (Master/Bachelor)
... ... @@ -102,7 +102,7 @@
102 102  * **Adding dataflow to SCCharts** (Bachelor/Master) [work in progress, Axel Umland]
103 103  Add dataflow to SCCharts 
104 104  \\
105 -* **Multithreaded/Multicore execution of SCCharts **(Master/Bachelor)  [work in progress, Tibor Weiß]
94 +* **Multithreaded/Multicore execution of SCCharts **(Master/Bachelor)
106 106  Evaluate possibilities to preserve parallelism in SCCharts, implement mapping for (fine grained) multithreading and multicore 
107 107  based on the [[FlexPRET>>url:http://www.eecs.berkeley.edu/Pubs/TechRpts/2013/EECS-2013-172.pdf||shape="rect"]] processor.
108 108  
Confluence.Code.ConfluencePageClass[0]
Id
... ... @@ -1,1 +1,1 @@
1 -10751491
1 +10748080
URL
... ... @@ -1,1 +1,1 @@
1 -https://rtsys.informatik.uni-kiel.de/confluence//wiki/spaces/RTSYS/pages/10751491/Topics for Student Theses
1 +https://rtsys.informatik.uni-kiel.de/confluence//wiki/spaces/RTSYS/pages/10748080/Topics for Student Theses