Skip to Content

Changes for page Available Topics

Last modified by Maximilian Kasperowski on 2026/03/09 09:06
From version 46.1
edited by ssm
on 2015/03/02 13:17
Change comment: There is no comment for this version
To version 41.1
edited by cds
on 2014/12/09 11:16
Change comment: There is no comment for this version

Summary

Details

Page properties
Author
... ... @@ -1,1 +1,1 @@
1 -XWiki.ssm
1 +XWiki.cds
Content
... ... @@ -41,71 +41,64 @@
41 41  
42 42  = Semantics and Synchronous Languages =
43 43  
44 -**Advisors:** Christian Motika, Steven Smyth
44 +**Advisors:** Christian Motika, Steven Smyth.
45 45  
46 -* **Automatic documentation generation for model-based languages **(Bachelor)
47 -Develop an automatic SCCharts documentation & comment system
48 -* **Merging SCCharts and KLOTS** (Bachelor)
49 -Implement KLOTS as demonstrator extension of the KIELER SCCharts implementation
50 -* **On the usability of the KIELER SCCharts compiler** (Bachelor)
51 -Evaluate the actual implementation of the KIELER SCCharts compiler and provide suggestions for improvements, i.e. the usability as standalone (commandline) compiler
52 -\\
53 -* **Validation Manager for Models **(Bachelor/Master)
46 +* **Validation Manager for Models**
54 54  Develop an integrated, flexible and generic syntactic validation framework for models (e.g. Esterel or SyncCharts).
55 -* **SCCharts compiler validation with Esterel **(Bachelor/Master)
48 +* **SCCharts compiler validation with Esterel**
56 56  Automate the validation of the SCCharts compiler using the Esterel simulation.
57 -* **Transformation from SCCharts to Esterel** (Bachelor/Master)
50 +* **Transformation from SCCharts to Esterel** [possibly also Master Topic]
58 58  Develop a transformation in Xtend2 to generate Esterel code for SCCharts.
59 -* **Hardware Synthesis from SCCharts to FPGA **(Bachelor/Master)
60 -Use the circuit-based code generation approach to produce code for FPGAs
61 -* (% style="line-height: 1.4285715;" %)**Optimization of the SCCharts compiler **(%%)(Bachelor/Master)
62 -Profile the actual SCCharts compiler and apply optimizations; also evaluate the possibility to use multiple cores for compilation
63 -* **Optimization of the SCCharts transformations** (Bachelor/Master)
64 -Profile the actual SCCharts transformations and apply optimizations
65 -* **SCCharts Andriod backend for Mini Drones** (Bachelor/Master)  [work in progress, Bachelor/Master project summer term 2015]
66 -Develop a new code generation backend for SCCharts for Andriod applications with Mini Drones as demonstrator
67 -* **On the pragmatics of modelling large models in SCCharts** (Bachelor/Master)
68 -Evaluate the possibilities to create and maintain large models in model-based languages (i.e. SCCharts) and provide suggestions for improvements
69 -* **Extend the SC MoC to handle priority-based variable accesses** (Bachelor/Master)
70 -Add priorities to variable accesses to extend the SC MoC and therefore the number of valid sequentially constructive synchronous programs.
71 -\\
72 -* **Detecting tick boundaries in SCCharts **(Master/Bachelor)
73 -Implement an algorithm that detects tick boundaries (in concurrent) threads and therefore improves the scheduling
74 -* **Efficient data dependency analyses in SCCharts** (Master/Bachelor)
75 -Implement data dependency analyses for SCCharts to improve static scheduling of the compiler
76 -* **KIELER evaluation environment for synchronous languages** (Master/Bachelor)
77 -Develop a reliable evaluation environment to compare common synchronous languages (i.e. Esterel/SyncCharts & SCCharts)
78 -* **Raceyard evaluation** (Master/Bachelor)
79 -Evaluate the possibility for the use of SCCharts in the Raceyard context and pave the way for future experiments
80 -\\
81 -* **Quartz **(Master)
82 -Integrate the synchronous Quartz language into KIELER for validation purposes and teaching.
83 -* **Implementation of a priority-based compilation approach **(Master) [work in progress, Caroline Butschek]
84 -Implement the SyncCharts priority-based compilation approach into the SCCharts compiler chain.
85 -* **From Esterel to SCL **(Master) [work in progress, Karsten Rathlev]
86 -Implement transformations that translate Esterel programs to SCL
87 -* **Curing Schizophrenia in SCCharts **(Master)
88 -Develop new synchronizer to handle schizophrenia properly (e.g. depth join).**
89 -**
90 -* **Railway 4.0 **(Master) [work in progress, Nis Wechselberg]
91 -Design a new and modern hardware controlling (Version 4) for the railway installation.
52 +* **Hardware Synthesis from SCCharts to FPGA **[possibly also Master Topic]
53 +Use the circuit-based code generation to produce code for FPGAs
54 +* **Automatic documentation generation **[possibly also Master Topic]
55 +Develop an automatic SCCharts documentation system
56 +* **Optimizations for the SCCharts compiler **[possibly also Master Topic]
57 +Profile the actual SCCharts compiler and apply optimizations
58 +* **Multi-core SCCharts compiler **[possibly also Master Topic]
59 +Implement the possibility to use more than one core to compile large SCCharts
60 +* **Adding dataflow to SCCharts** [possibly also Master Topic]
61 +Add dataflow to SCCharts
92 92  
93 93  = PRETSY / PRETSY2 =
94 94  
95 -**Advisors:** Insa Fuhrmann, Steven Smyth
65 +**Advisors:** Insa Fuhrmann.
96 96  
97 -* **Real-time extensions for SCCharts** (Bachelor/Master)
67 +* **Real-time extensions for SCCharts** [possibly also Master Topic]
98 98  Make the timing instructions //delay_until// und //exception_on_expire// of the [[FlexPRET>>url:http://rtsys.informatik.uni-kiel.de/confluence/Multithreaded/Multicore execution of SCCharts Evaluate possibilities to preserve parallelism in SCCharts, implement mapping for (fine grained) multithreading and multicore based on the FlexPRET||shape="rect"]] processor available in SCCharts.
99 -* **Adding dataflow to SCCharts** (Bachelor/Master) [work in progress, Axel Umland]
100 -Add dataflow to SCCharts 
101 -\\
102 -* **Multithreaded/Multicore execution of SCCharts **(Master/Bachelor)  [work in progress, Tibor Weiß]
103 -Evaluate possibilities to preserve parallelism in SCCharts, implement mapping for (fine grained) multithreading and multicore 
104 -based on the [[FlexPRET>>url:http://www.eecs.berkeley.edu/Pubs/TechRpts/2013/EECS-2013-172.pdf||shape="rect"]] processor.
69 +* See also Semantics and Synchronous Languages: **Adding dataflow to SCCharts**
105 105  
106 -= (% style="color: rgb(0,0,0);" %)Miscellaneous Topics(%%) =
71 += Miscellaneous Topics =
107 107  
108 108  **Advisors:** to be determined.
109 109  
110 110  * **Developing an Info Screen** (Bachelor)
111 111  Info screens are screens that present data in ways that can be easily understood. This includes static data (project description graphics, members of a team, ...) as well as dynamically aggregated data (bug statistics, automatic build overviews, ...). This topic is about developing such an info screen for our group and making it easily configurable.
77 +
78 +----
79 +
80 += (% style="color: rgb(0,0,0);" %)Master Topics(%%) =
81 +
82 +== Semantics and Synchronous Languages ==
83 +
84 +* **Quartz**
85 +Integrate the synchronous Quartz language into KIELER for validation purposes and teaching.
86 +* **Implementation of a priority-based compilation approach**
87 +Implement the SyncCharts priority-based compilation approach into the SCCharts compiler chain.
88 +* **Curing Schizophrenia in SCCharts**
89 +Develop new synchronizer to handle schizophrenia properly (e.g. depth join).
90 +* **Detecting tick boundaries in SCCharts**
91 +Implement an algorithm that detects tick boundaries (in concurrent) threads and therefore improves the scheduling
92 +* **Multithreaded/Multicore execution of SCCharts **(see below PRETSY/PRETSY2)**
93 +**
94 +* **Railway 2.0**
95 +Design a new and modern hardware controlling (Version 4) for the railway installation.
96 +
97 +== PRETSY / PRETSY2 ==
98 +
99 +* **Multithreaded/Multicore execution of SCCharts**
100 +Evaluate possibilities to preserve parallelism in SCCharts, implement mapping for (fine grained) multithreading and multicore
101 +based on the [[FlexPRET>>url:http://www.eecs.berkeley.edu/Pubs/TechRpts/2013/EECS-2013-172.pdf||shape="rect"]] processor.**
102 +**
103 +
104 +
Confluence.Code.ConfluencePageClass[0]
Id
... ... @@ -1,1 +1,1 @@
1 -10751487
1 +10748078
URL
... ... @@ -1,1 +1,1 @@
1 -https://rtsys.informatik.uni-kiel.de/confluence//wiki/spaces/RTSYS/pages/10751487/Topics for Student Theses
1 +https://rtsys.informatik.uni-kiel.de/confluence//wiki/spaces/RTSYS/pages/10748078/Topics for Student Theses