Skip to Content

Changes for page Available Topics

Last modified by Maximilian Kasperowski on 2026/03/09 09:06
From version 37.1
edited by cds
on 2014/09/15 13:36
Change comment: There is no comment for this version
To version 38.1
edited by ima
on 2014/09/23 14:16
Change comment: There is no comment for this version

Summary

Details

Page properties
Author
... ... @@ -1,1 +1,1 @@
1 -XWiki.cds
1 +XWiki.ima
Content
... ... @@ -49,6 +49,12 @@
49 49  * **Adding dataflow to SCCharts** [possibly also Master Topic]
50 50  Add dataflow to SCCharts
51 51  
52 +== PRETSY / PRETSY2 ==
53 +
54 +* **Real-time extensions for SCCharts** [possibly also Master Topic]
55 +Make the timing instructions //delay_until// und //exception_on_expire// of the [[FlexPRET>>url:http://rtsys.informatik.uni-kiel.de/confluence/Multithreaded/Multicore execution of SCCharts Evaluate possibilities to preserve parallelism in SCCharts, implement mapping for (fine grained) multithreading and multicore based on the FlexPRET||shape="rect"]] processor available in SCCharts.
56 +* See also Semantics and Synchronous Languages: **Adding dataflow to SCCharts**
57 +
52 52  == Miscellaneous Topics ==
53 53  
54 54  * **Developing an Info Screen**
... ... @@ -58,6 +58,9 @@
58 58  
59 59  = (% style="color: rgb(0,0,0);" %)Master Topics(%%) =
60 60  
67 +(% style="color: rgb(0,0,0);" %)(see also Bachelor Topics for potentially expansible topics)
68 +
69 +
61 61  == Graph Layout ==
62 62  
63 63  * **Layering Algorithms**
... ... @@ -86,8 +86,16 @@
86 86  Develop new synchronizer to handle schizophrenia properly (e.g. depth join).
87 87  * **Detecting tick boundaries in SCCharts**
88 88  Implement an algorithm that detects tick boundaries (in concurrent) threads and therefore improves the scheduling
89 -* **Preserving concurrency/parallelism for multi-core **
90 -Evaluate possibilities to preserve parallelism in SCCharts**.
98 +* **Multithreaded/Multicore execution of SCCharts **(see below PRETSY/PRETSY2)**
91 91  **
92 92  * **Railway 2.0**
93 93  Design a new and modern hardware controlling (Version 4) for the railway installation.
102 +
103 +== PRETSY / PRETSY2 ==
104 +
105 +* **Multithreaded/Multicore execution of SCCharts**
106 +Evaluate possibilities to preserve parallelism in SCCharts, implement mapping for (fine grained) multithreading and multicore
107 +based on the [[FlexPRET>>url:http://www.eecs.berkeley.edu/Pubs/TechRpts/2013/EECS-2013-172.pdf||shape="rect"]] processor.**
108 +**
109 +
110 +
Confluence.Code.ConfluencePageClass[0]
Id
... ... @@ -1,1 +1,1 @@
1 -9471826
1 +10747970
URL
... ... @@ -1,1 +1,1 @@
1 -https://rtsys.informatik.uni-kiel.de/confluence//wiki/spaces/RTSYS/pages/9471826/Topics for Student Theses
1 +https://rtsys.informatik.uni-kiel.de/confluence//wiki/spaces/RTSYS/pages/10747970/Topics for Student Theses