<
From version < 150.1 >
edited by Niklas Rentz
on 2023/07/06 14:43
To version < 144.1 >
edited by Maximilian Kasperowski
on 2023/07/06 13:59
>
Change comment: Renamed back-links.

Summary

Details

Page properties
Author
... ... @@ -1,1 +1,1 @@
1 -XWiki.nre
1 +XWiki.mka
Content
... ... @@ -10,7 +10,7 @@
10 10  
11 11  There is a broad set of topics to be worked on, also as a Bachelor or Master's thesis.
12 12  
13 -More information is found at the [[REAKT Project 2023 Home>>doc:RP23.REAKT Project 2023 Home.WebHome||shape="rect"]], but as things are developing faster than this web site can keep up, we recommend to contact one of the advisors listed above.
13 +More information is found at the [[REAKT Project 2023 Home>>doc:RP23.REAKT Project 2023 Home||shape="rect"]], but as things are developing faster than this web site can keep up, we recommend to contact one of the advisors listed above.
14 14  
15 15  [[image:url:https://rtsys.informatik.uni-kiel.de/confluence/download/attachments/142606491/1.png?version=1&modificationDate=1678441658000&api=v2]][[image:url:https://rtsys.informatik.uni-kiel.de/confluence/download/attachments/142606491/5.jpg?version=1&modificationDate=1678441784000&api=v2]][[image:url:https://rtsys.informatik.uni-kiel.de/confluence/download/attachments/142606491/2.jpg?version=1&modificationDate=1678441677000&api=v2]][[image:url:https://rtsys.informatik.uni-kiel.de/confluence/download/attachments/142606491/3.jpg?version=1&modificationDate=1678441718000&api=v2]]
16 16  
... ... @@ -31,7 +31,7 @@
31 31  ==== **Topics** ====
32 32  
33 33  * [[doc:RTSYS.Rtsys Group Wiki.Topics for Student Theses.A Machine Learning Approach for Node Size Approximation in Top-down Layout.WebHome]]
34 -* [[doc:RTSYS.Rtsys Group Wiki.Topics for Student Theses.Node Placement with Flexible Node Size and Port Position.WebHome]]
34 +* [[doc:RTSYS.Node Placement with Flexible Node Size and Port Position]]
35 35  
36 36  Further possible thesis topics can be found [[in ELK's GitHub repository>>url:https://github.com/eclipse/elk/issues?q=is%3Aissue+is%3Aopen+label%3Athesis||shape="rect"]]. Note, however, that some issues there may already be worked on.
37 37  
... ... @@ -41,13 +41,13 @@
41 41  
42 42  ==== **Topics** ====
43 43  
44 -* [[doc:RTSYS.Rtsys Group Wiki.Topics for Student Theses.Architecture Comparison Framework for Software Project Visualization.WebHome]]
44 +* [[doc:RTSYS.Architecture Comparison Framework for Software Project Visualization]]
45 45  
46 46  = Semantics, Synchronous Languages and Model-based Design =
47 47  
48 48  **Advisors:** Alexander Schulz-Rosengarten, Reinhard v. Hanxleden
49 49  
50 -Synchronous languages are well-established for the design of embedded, in particular safety-critical systems. One of our research areas concerns the further development of such languages and their efficient compilation. Specifically, we explore the paradigm of "sequential constructiveness" for reconciling familiar, imperative programming concepts with the sound grounding of synchronous languages. One language we have developed to try out and validate our concepts is the [[SCCharts>>doc:KIELER.Home.SCCharts.WebHome||shape="rect"]] language, which keeps evolving and thus offers many opportunities for student theses.
50 +Synchronous languages are well-established for the design of embedded, in particular safety-critical systems. One of our research areas concerns the further development of such languages and their efficient compilation. Specifically, we explore the paradigm of "sequential constructiveness" for reconciling familiar, imperative programming concepts with the sound grounding of synchronous languages. One language we have developed to try out and validate our concepts is the [[SCCharts>>doc:KIELER.SCCharts||shape="rect"]] language, which keeps evolving and thus offers many opportunities for student theses.
51 51  
52 52  = Safety Analysis =
53 53  
... ... @@ -55,7 +55,7 @@
55 55  
56 56  ==== **Topics** ====
57 57  
58 -* [[doc:RTSYS.Rtsys Group Wiki.Topics for Student Theses.Reevaluation Suggestions in System-Theoretic Process Analysis.WebHome]]
59 -* [[doc:RTSYS.Rtsys Group Wiki.Topics for Student Theses.Logical Simplification for Context Tables in the STPA VS Code Extension.WebHome]]
58 +* [[doc:RTSYS.Reevaluation Suggestions in System-Theoretic Process Analysis]]
59 +* [[doc:RTSYS.Logical Simplification for Context Tables in the STPA VS Code Extension]]
60 60  
61 61  \\