Changes for page 2023 Embedded Real-Time Systems
Last modified by Alexander Schulz-Rosengarten on 2025/01/30 12:01
Change comment:
There is no comment for this version
Summary
-
Page properties (2 modified, 0 added, 0 removed)
-
Objects (1 modified, 0 added, 0 removed)
Details
- Page properties
-
- Author
-
... ... @@ -1,1 +1,1 @@ 1 -XWiki. jep1 +XWiki.nre - Content
-
... ... @@ -43,13 +43,13 @@ 43 43 ==== **Real-Time / Embedded** ==== 44 44 45 45 (% style="margin-left: 30.0px;" %) 46 -(% style="color: rgb(0, 0, 0); color: rgb(0, 51, 102)" %)**[assigned] **Juha-Pekka Tolvanen and Steven Kelly. 2018. 46 +(% style="color: rgb(0, 0, 0); color: rgb(0, 51, 102)" %)**[assigned] **Juha-Pekka Tolvanen and Steven Kelly. 2018. [[Effort Used to Create Domain-Specific Modeling Languages>>url:https://dl.acm.org/citation.cfm?doid=3239372.3239410||shape="rect"]]. In //Proceedings of the 21th ACM/IEEE International Conference on Model Driven Engineering Languages and Systems// (MODELS '18). ACM, New York, NY, USA, 235-244. 47 47 48 48 (% style="margin-left: 30.0px;" %) 49 49 Björn Forsberg, Maxim Mattheeuws, Andreas Kurth, Andrea Marongiu, and Luca Benini. [[A Synergistic Approach to Predictable Compilation and Scheduling on Commodity Multi-Cores>>url:https://dl.acm.org/doi/abs/10.1145/3372799.3394369||shape="rect"]] In //The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems// (//LCTES '20//). Association for Computing Machinery, New York, NY, USA, 2020 50 50 51 51 (% style="margin-left: 30.0px;" %) 52 -(% style="color: rgb(51,51,51);" %)Jun Xiao and Andy D. Pimentel. [[CITTA: Cache Interference-aware Task Partitioning for Real-time Multi-core Systems>>url:https://dl.acm.org/doi/abs/10.1145/3372799.3394367||shape="rect"]]. In (%%)//The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems//(% style="color: rgb(51,51,51);" %) ((%%)//LCTES '20//(% style="color: rgb(51,51,51);" %)). Association for Computing Machinery, New York, NY, USA, 2020 52 +(% style="color: rgb(51, 51, 51); color: rgb(0, 0, 0); color: rgb(0, 51, 102)" %)**[assigned] **(% style="color: rgb(51,51,51);" %)Jun Xiao and Andy D. Pimentel. [[CITTA: Cache Interference-aware Task Partitioning for Real-time Multi-core Systems>>url:https://dl.acm.org/doi/abs/10.1145/3372799.3394367||shape="rect"]]. In (%%)//The 21st ACM SIGPLAN/SIGBED Conference on Languages, Compilers, and Tools for Embedded Systems//(% style="color: rgb(51,51,51);" %) ((%%)//LCTES '20//(% style="color: rgb(51,51,51);" %)). Association for Computing Machinery, New York, NY, USA, 2020 53 53 54 54 (% style="margin-left: 30.0px;" %) 55 55 (% style="color: rgb(51,51,51);" %)Mladen Skelin and Marc Geilen. [[Compositionality in scenario-aware dataflow: a rendezvous perspective>>url:https://dl.acm.org/doi/10.1145/3211332.3211339||shape="rect"]]. In //Proceedings of the 19th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems// (//LCTES 2018//). Association for Computing Machinery, New York, NY, USA, 2018
- Confluence.Code.ConfluencePageClass[0]
-
- Id
-
... ... @@ -1,1 +1,1 @@ 1 -14260647 21 +142606476 - URL
-
... ... @@ -1,1 +1,1 @@ 1 -https://rtsys.informatik.uni-kiel.de/confluence//wiki/spaces/SEM/pages/14260647 2/SS23 (Embedded Real-Time Systems)1 +https://rtsys.informatik.uni-kiel.de/confluence//wiki/spaces/SEM/pages/142606476/SS23 (Embedded Real-Time Systems)