<
From version < 63.1 >
edited by Alexander Schulz-Rosengarten
on 2024/02/19 15:46
To version < 67.1 >
edited by Jette Petzold
on 2024/02/20 12:42
>
Change comment: There is no comment for this version

Summary

Details

Page properties
Author
... ... @@ -1,1 +1,1 @@
1 -XWiki.als
1 +XWiki.jep
Content
... ... @@ -75,7 +75,7 @@
75 75  (% style="color:#333333" %)F. G. R. de Souza, J. de Melo Bezerra, C. M. Hirata, P. de Saqui-Sannes and L. Apvrille, [[Combining STPA with SysML Modeling>>url:https://ieeexplore.ieee.org/document/9275867||shape="rect"]]. //2020 IEEE International Systems Conference (SysCon)//, 2020, pp. 1-8, doi: 10.1109/SysCon47679.2020.9275867.
76 76  
77 77  (% style="margin-left: 30.0px;" %)
78 -J. Kloos, T. Hussain, and R. Eschbach. [[Risk-based testing of safety-critical embedded systems driven by fault tree analysis>>url:https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5954386]]. In //2011 IEEE Fourth International Conference on Software Testing, Verification and Validation Workshops//, pp. 26-33. IEEE, 2011.
78 +**[assigned]** J. Kloos, T. Hussain, and R. Eschbach. [[Risk-based testing of safety-critical embedded systems driven by fault tree analysis>>url:https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5954386]]. In //2011 IEEE Fourth International Conference on Software Testing, Verification and Validation Workshops//, pp. 26-33. IEEE, 2011.
79 79  
80 80  (% style="margin-left: 30.0px;" %)
81 81  L. A. Cortes, P. Eles and Z. Peng, [[Formal coverification of embedded systems using model checking>>url:https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=874622&tag=1]]. //Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future//. Vol. 1. IEEE, 2000.
... ... @@ -126,6 +126,7 @@
126 126  (% style="margin-left: 30.0px;" %)
127 127  (% style="color:#333333" %)A. Gannous, A. Andrews and B. Gallina, [[Toward a Systematic and Safety Evidence Productive Verification Approach for Safety-Critical Systems>>url:https://ieeexplore.ieee.org/document/8539215||shape="rect"]]. (%%)//2018 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW)//(% style="color:#333333" %), 2018, pp. 329-336, doi: 10.1109/ISSREW.2018.00026.
128 128  
129 +
129 129  = Schedule =
130 130  
131 131  == Dates in the semester ==
... ... @@ -137,11 +137,11 @@
137 137  Milestone
138 138  )))
139 139  |(((
140 -Tue. 16.04 10:00 CAP4 R.1115
141 +Tue., 16.04 10:00
141 141  )))|(((
142 -First Meeting/**Kick-Off **with a Latex and EasyChair introduction.
143 +First Meeting/**Kick-Off **with a Latex and EasyChair introduction. The meeting will take place in room 11.1114/11.1115 in CAP4.
143 143  )))
144 -|(% colspan="1" %)tbd|(% colspan="1" %)(% colspan="1" %)
145 +|(% colspan="1" %)Tue., 16.04 23:59|(% colspan="1" %)(% colspan="1" %)
145 145  (((
146 146  Deadline for topic selection (via email to Jette).
147 147  )))
... ... @@ -193,12 +193,15 @@
193 193  )))
194 194  |(% colspan="1" %)(% colspan="1" %)
195 195  (((
196 -tbd, all day
197 +Mo., 15.07, all day^^1^^
197 197  )))|(% colspan="1" %)(% colspan="1" %)
198 198  (((
199 199  Final presentations
200 200  )))
201 201  
203 +(% class="wikigeneratedid" %)
204 +//^^1^^preliminary date; please contact us if there are any conflicts with exams//
205 +
202 202  == The Final Presentations ==
203 203  
204 204  The presentation of the prepared topic is held during a block seminar at **tbd**. The attendance at the seminar day is mandatory. Every attending person receives the proceedings of the current semester.