Summary

• Page properties (2 modified, 0 added, 0 removed)

Details

Page properties

Author

...	...	@@ -1,1 +1,1 @@
1		-XWiki.als
	1	+XWiki.jep

Content

...	...	@@ -61,7 +61,10 @@
61	61	(% style="margin-left: 30.0px;" %)
62	62	Fabien Siron, Dumitru Potop-Butucaru, Robert De Simone, Damien Chabrol, and Amira Methni. 2023.[[ Semantics foundations of PsyC based on synchronous Logical Execution Time>>https://dl.acm.org/doi/10.1145/3576914.3587495]]. In Proceedings of Cyber-Physical Systems and Internet of Things Week 2023 (CPS-IoT Week '23). Association for Computing Machinery, New York, NY, USA, 319–324. [[https:~~/~~/doi.org/10.1145/3576914.3587495>>https://doi.org/10.1145/3576914.3587495]]
63	63
	64	+(% style="margin-left: 30.0px;" %)
	65	+Alexander Schulz-Rosengarten, Reinhard von Hanxleden, Marten Lohstroh, Edward A. Lee, and Soroush Bateni. 2023. [[Polyglot Modal Models through Lingua Franca>>https://dl.acm.org/doi/abs/10.1145/3576914.3587498]]. In Proceedings of Cyber-Physical Systems and Internet of Things Week 2023 (CPS-IoT Week '23). Association for Computing Machinery, New York, NY, USA, 337–342. [[https:~~/~~/doi.org/10.1145/3576914.3587498>>https://doi.org/10.1145/3576914.3587498]] //(There is also a [[long version>>https://arxiv.org/abs/2301.09597]])//
64	64
	67	+
65	65	(% style="margin-left: 30.0px;" %)
66	66	==== **Safety Analysis / Model Checking** ====
67	67
...	...	@@ -69,10 +69,10 @@
69	69	(% style="color:#333333" %)J. Axelsson and A. Kobetski, [[Towards a risk analysis method for systems-of-systems based on systems thinking>>url:https://ieeexplore.ieee.org/document/8369501||shape="rect"]]. //2018 Annual IEEE International Systems Conference (SysCon)//, 2018, pp. 1-8, doi: 10.1109/SYSCON.2018.8369501.
70	70
71	71	(% style="margin-left: 30.0px;" %)
72		-(% style="color:#333333" %)F. G. R. de Souza, J. de Melo Bezerra, C. M. Hirata, P. de Saqui-Sannes and L. Apvrille, [[Combining STPA with SysML Modeling>>url:https://ieeexplore.ieee.org/document/9275867||shape="rect"]]. //2020 IEEE International Systems Conference (SysCon)//, 2020, pp. 1-8, doi: 10.1109/SysCon47679.2020.9275867.
	75	+**[assigned]** (% style="color:#333333" %)F. G. R. de Souza, J. de Melo Bezerra, C. M. Hirata, P. de Saqui-Sannes and L. Apvrille, [[Combining STPA with SysML Modeling>>url:https://ieeexplore.ieee.org/document/9275867||shape="rect"]]. //2020 IEEE International Systems Conference (SysCon)//, 2020, pp. 1-8, doi: 10.1109/SysCon47679.2020.9275867.
73	73
74	74	(% style="margin-left: 30.0px;" %)
75		-J. Kloos, T. Hussain, and R. Eschbach. [[Risk-based testing of safety-critical embedded systems driven by fault tree analysis>>url:https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5954386]]. In //2011 IEEE Fourth International Conference on Software Testing, Verification and Validation Workshops//, pp. 26-33. IEEE, 2011.
	78	+**[assigned]** J. Kloos, T. Hussain, and R. Eschbach. [[Risk-based testing of safety-critical embedded systems driven by fault tree analysis>>url:https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5954386]]. In //2011 IEEE Fourth International Conference on Software Testing, Verification and Validation Workshops//, pp. 26-33. IEEE, 2011.
76	76
77	77	(% style="margin-left: 30.0px;" %)
78	78	L. A. Cortes, P. Eles and Z. Peng, [[Formal coverification of embedded systems using model checking>>url:https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=874622&tag=1]]. //Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future//. Vol. 1. IEEE, 2000.
...	...	@@ -104,8 +104,17 @@
104	104	(% style="margin-left: 30.0px;" %)
105	105	Timothy Bourke, Vincent Bregeon, and Marc Pouzet. [[Scheduling and Compiling Rate-Synchronous Programs with End-To-End Latency Constraints>>https://drops.dagstuhl.de/entities/document/10.4230/LIPIcs.ECRTS.2023.1]]. In 35th Euromicro Conference on Real-Time Systems (ECRTS 2023). Leibniz International Proceedings in Informatics (LIPIcs), Volume 262, pp. 1:1-1:22, Schloss Dagstuhl - Leibniz-Zentrum für Informatik (2023) [[https:~~/~~/doi.org/10.4230/LIPIcs.ECRTS.2023.1>>url:https://doi.org/10.4230/LIPIcs.ECRTS.2023.1]]
106	106
	110	+(% style="margin-left: 30.0px;" %)
	111	+Pascal Fradet, Alain Girault, and Alexandre Honorat. 2023. [[Sequential Scheduling of Dataflow Graphs for Memory Peak Minimization>>https://dl.acm.org/doi/10.1145/3589610.3596280]]. In Proceedings of the 24th ACM SIGPLAN/SIGBED International Conference on Languages, Compilers, and Tools for Embedded Systems (LCTES 2023). Association for Computing Machinery, New York, NY, USA, 76–86. [[https:~~/~~/doi.org/10.1145/3589610.3596280>>https://doi.org/10.1145/3589610.3596280]]
107	107
108	108	(% style="margin-left: 30.0px;" %)
	114	+Shaokai Lin, Yatin A. Manerkar, Marten Lohstroh, Elizabeth Polgreen, Sheng-Jung Yu, Chadlia Jerad, Edward A. Lee, and Sanjit A. Seshia. 2023. [[Towards Building Verifiable CPS using Lingua Franca>>https://dl.acm.org/doi/10.1145/3609134]]. ACM Trans. Embed. Comput. Syst. 22, 5s, Article 155 (October 2023), 24 pages. [[https:~~/~~/doi.org/10.1145/3609134>>https://doi.org/10.1145/3609134]]
	115	+
	116	+(% style="margin-left: 30.0px;" %)
	117	+Christian Menard, Marten Lohstroh, Soroush Bateni, Matthew Chorlian, Arthur Deng, Peter Donovan, Clément Fournier, Shaokai Lin, Felix Suchert, Tassilo Tanneberger, Hokeun Kim, Jeronimo Castrillon, and Edward A. Lee. 2023. [[High-performance Deterministic Concurrency Using Lingua Franca.>>https://dl.acm.org/doi/10.1145/3617687]] ACM Trans. Archit. Code Optim. 20, 4, Article 48 (December 2023), 29 pages. [[https:~~/~~/doi.org/10.1145/3617687>>https://doi.org/10.1145/3617687]]
	118	+
	119	+
	120	+(% style="margin-left: 30.0px;" %)
109	109	==== **Safety Analysis / Testing** ====
110	110
111	111	(% style="margin-left: 30.0px;" %)
...	...	@@ -114,6 +114,7 @@
114	114	(% style="margin-left: 30.0px;" %)
115	115	(% style="color:#333333" %)A. Gannous, A. Andrews and B. Gallina, [[Toward a Systematic and Safety Evidence Productive Verification Approach for Safety-Critical Systems>>url:https://ieeexplore.ieee.org/document/8539215||shape="rect"]]. (%%)//2018 IEEE International Symposium on Software Reliability Engineering Workshops (ISSREW)//(% style="color:#333333" %), 2018, pp. 329-336, doi: 10.1109/ISSREW.2018.00026.
116	116
	129	+
117	117	= Schedule =
118	118
119	119	== Dates in the semester ==
...	...	@@ -125,11 +125,11 @@
125	125	Milestone
126	126	)))
127	127	|(((
128		-Tue. 16.04 10:00 CAP4 R.1115
	141	+Tue., 16.04 10:00
129	129	)))|(((
130		-First Meeting/**Kick-Off **with a Latex and EasyChair introduction.
	143	+First Meeting/**Kick-Off **with a Latex and EasyChair introduction. The meeting will take place in room 11.1114/11.1115 in CAP4.
131	131	)))
132		-|(% colspan="1" %)tbd|(% colspan="1" %)(% colspan="1" %)
	145	+|(% colspan="1" %)Tue., 16.04 23:59|(% colspan="1" %)(% colspan="1" %)
133	133	(((
134	134	Deadline for topic selection (via email to Jette).
135	135	)))
...	...	@@ -181,12 +181,15 @@
181	181	)))
182	182	|(% colspan="1" %)(% colspan="1" %)
183	183	(((
184		-tbd, all day
	197	+Mo., 15.07, all day^^1^^
185	185	)))|(% colspan="1" %)(% colspan="1" %)
186	186	(((
187	187	Final presentations
188	188	)))
189	189
	203	+(% class="wikigeneratedid" %)
	204	+//^^1^^preliminary date; please contact us if there are any conflicts with exams//
	205	+
190	190	== The Final Presentations ==
191	191
192	192	The presentation of the prepared topic is held during a block seminar at **tbd**. The attendance at the seminar day is mandatory. Every attending person receives the proceedings of the current semester.