Last modified by Maximilian Kasperowski on 2025/01/30 12:01
<
From version < 61.3 >
edited by Alexander Schulz-Rosengarten
on 2024/02/19 15:34
To version < 52.1 >
edited by Jette Petzold
on 2024/01/19 08:15
>
Change comment: There is no comment for this version

Summary

Details

Page properties
Author
... ... @@ -1,1 +1,1 @@
1 -XWiki.als
1 +XWiki.jep
Content
... ... @@ -7,7 +7,7 @@
7 7  (% style="text-align: left;" %)
8 8  == Prerequisites ==
9 9  
10 -This seminar is built upon the contents of the "Synchronous Languages" lecture. All participants that did not yet attend this lecture are recommended to read the following introduction paper, at least parts I and II:
10 +This seminar is build upon the contents of the "Synchronous Languages" lecture. All participants that did not yet attend this lecture are recommended to read the following introduction paper, at least parts I and II:
11 11  
12 12  Benveniste, A.; Caspi, P.; Edwards, S.A.; Halbwachs, N.; Le Guernic, P.; de Simone, R., "The synchronous languages 12 years later," //Proceedings of the IEEE// , vol.91, no.1, pp.64,83, Jan 2003 ([[pdf>>url:http://www.cs.columbia.edu/%7Esedwards/papers/benveniste2003synchronous.pdf||shape="rect" class="MIME-application MIME--pdf external-link"]]).
13 13  
... ... @@ -56,28 +56,35 @@
56 56  (% style="color:#333333" %)L. Grimm, S. Smyth, A. Schulz-Rosengarten, R. von Hanxleden and M. Pouzet, [[From Lustre to Graphical Models and SCCharts>>url:https://ieeexplore.ieee.org/document/9232944||shape="rect"]], //2020 Forum for Specification and Design Languages (FDL)//, 2020, pp. 1-8, doi: 10.1109/FDL50818.2020.9232944.
57 57  
58 58  (% style="margin-left: 30.0px;" %)
59 -M. C. Werner and K. Schneider, "[[From IEC 61131-3 Function Block Diagrams to Sequentially Constructive Statecharts>>https://ieeexplore.ieee.org/document/9925656]]," //2022 Forum on Specification & Design Languages (FDL)//, Linz, Austria, 2022, pp. 1-8, doi: 10.1109/FDL56239.2022.9925656.
59 +(% style="color:#003366" %)**[assigned] **(% style="color:#333333" %)Joaquin Aguado and Alejandra Duenas, [[Synchronised Shared Memory and Model Checking: A Proof of Concept>>url:https://ieeexplore.ieee.org/abstract/document/9568373||shape="rect"]], //2021 Forum on specification & Design Languages (FDL)//, 2021, pp. 01-08
60 60  
61 61  (% style="margin-left: 30.0px;" %)
62 -Fabien Siron, Dumitru Potop-Butucaru, Robert De Simone, Damien Chabrol, and Amira Methni. 2023.[[ Semantics foundations of PsyC based on synchronous Logical Execution Time>>https://dl.acm.org/doi/10.1145/3576914.3587495]]. In Proceedings of Cyber-Physical Systems and Internet of Things Week 2023 (CPS-IoT Week '23). Association for Computing Machinery, New York, NY, USA, 319–324. [[https:~~/~~/doi.org/10.1145/3576914.3587495>>https://doi.org/10.1145/3576914.3587495]]
62 +==== **Real-Time / Embedded** ====
63 63  
64 +(% style="margin-left: 30.0px;" %)
65 +Saranya Natarajan and David Broman, [[Temporal Property-Based Testing of a Timed C Compiler using Time-Flow Graph Semantics>>url:https://ieeexplore.ieee.org/document/9232935||shape="rect"]], //2020 Forum for Specification and Design Languages (FDL)//(% style="color:#333333" %), 2020
64 64  
65 65  (% style="margin-left: 30.0px;" %)
66 -==== **Safety Analysis / Model Checking** ====
68 +Francisco Sant'Anna, Rodrigo Santos, and Noemi Rodriguez. 2021. [[Symmetric distributed applications>>url:https://dl.acm.org/doi/10.1145/3486605.3486786||shape="rect"]]. //Proceedings of the 8th ACM SIGPLAN International Workshop on Reactive and Event-Based Languages and Systems//. Association for Computing Machinery.
67 67  
68 68  (% style="margin-left: 30.0px;" %)
69 -(% style="color:#333333" %)J. Axelsson and A. Kobetski, [[Towards a risk analysis method for systems-of-systems based on systems thinking>>url:https://ieeexplore.ieee.org/document/8369501||shape="rect"]]. //2018 Annual IEEE International Systems Conference (SysCon)//, 2018, pp. 1-8, doi: 10.1109/SYSCON.2018.8369501.
71 +==== **Safety Analysis** ====
70 70  
71 71  (% style="margin-left: 30.0px;" %)
72 -(% style="color:#333333" %)F. G. R. de Souza, J. de Melo Bezerra, C. M. Hirata, P. de Saqui-Sannes and L. Apvrille, [[Combining STPA with SysML Modeling>>url:https://ieeexplore.ieee.org/document/9275867||shape="rect"]]. //2020 IEEE International Systems Conference (SysCon)//, 2020, pp. 1-8, doi: 10.1109/SysCon47679.2020.9275867.
74 +(% style="color:#222222" %)Sven Stefan Krauss, Martin Rejzek, and Christian Hilbes. [[Tool Qualification Considerations for Tools Supporting STPA>>url:https://www.sciencedirect.com/science/article/pii/S1877705815038606||shape="rect"]]. (% style="text-align:left" %)//Procedia Engineering//(% style="color:#222222" %) 128 (2015): 15-24.
73 73  
74 74  (% style="margin-left: 30.0px;" %)
75 -J. Kloos, T. Hussain, and R. Eschbach. [[Risk-based testing of safety-critical embedded systems driven by fault tree analysis>>url:https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=5954386]]. In //2011 IEEE Fourth International Conference on Software Testing, Verification and Validation Workshops//, pp. 26-33. IEEE, 2011.
77 +(% style="color:#333333" %)H. Reza, M. Pimple, V. Krishna and J. Hildle, [[A Safety Analysis Method Using Fault Tree Analysis and Petri Nets>>url:https://ieeexplore.ieee.org/document/5070769||shape="rect"]]. (% style="color:#222222" %)//2009 Sixth International Conference on Information Technology: New Generations//(% style="color:#333333" %), 2009, pp. 1089-1094, doi: 10.1109/ITNG.2009.183.
76 76  
77 77  (% style="margin-left: 30.0px;" %)
78 -L. A. Cortes, P. Eles and Z. Peng, [[Formal coverification of embedded systems using model checking>>url:https://ieeexplore.ieee.org/stamp/stamp.jsp?arnumber=874622&tag=1]]. //Proceedings of the 26th Euromicro Conference. EUROMICRO 2000. Informatics: Inventing the Future//. Vol. 1. IEEE, 2000.
80 +(% style="color:#333333" %)J. Axelsson and A. Kobetski, [[Towards a risk analysis method for systems-of-systems based on systems thinking>>url:https://ieeexplore.ieee.org/document/8369501||shape="rect"]]. //2018 Annual IEEE International Systems Conference (SysCon)//, 2018, pp. 1-8, doi: 10.1109/SYSCON.2018.8369501.
79 79  
82 +(% style="margin-left: 30.0px;" %)
83 +(% style="color:#333333" %)F. G. R. de Souza, J. de Melo Bezerra, C. M. Hirata, P. de Saqui-Sannes and L. Apvrille, [[Combining STPA with SysML Modeling>>url:https://ieeexplore.ieee.org/document/9275867||shape="rect"]]. //2020 IEEE International Systems Conference (SysCon)//, 2020, pp. 1-8, doi: 10.1109/SysCon47679.2020.9275867.
80 80  
85 +(% style="margin-left: 30.0px;" %)
86 +(% style="color:#333333" %)D. L. Gurgel, C. M. Hirata and J. De M. Bezerra, [[A rule-based approach for safety analysis using STAMP/STPA>>url:https://ieeexplore.ieee.org/document/7311464||shape="rect"]]. //2015 IEEE/AIAA 34th Digital Avionics Systems Conference (DASC)//, 2015, pp. 7B2-1-7B2-8, doi: 10.1109/DASC.2015.7311464.
87 +
81 81  === Master Recommendations ===
82 82  
83 83  (% style="margin-left: 30.0px;" %)
... ... @@ -96,13 +96,27 @@
96 96  (% style="color:#003366" %)Evgeny Kusmenko, Bernhard Rumpe, Sascha Schneiders, and Michael von Wenckstern. 2018. [[Highly-Optimizing and Multi-Target Compiler for Embedded System Models: C++ Compiler Toolchain for the Component and Connector Language EmbeddedMontiArc>>url:https://dl.acm.org/citation.cfm?id=3239388||shape="rect"]]. In //Proceedings of the 21th ACM/IEEE International Conference on Model Driven Engineering Languages and Systems// (MODELS '18). ACM, New York, NY, USA, 447-457.
97 97  
98 98  (% style="margin-left: 30.0px;" %)
99 -Kenwright, L., Roop, P.S., Allen, N., Lall, S., Cascaval, C., Spalink, T., & Izzard, M. (2024). [[Logical Synchrony Networks: A formal model for deterministic distribution>>https://arxiv.org/abs/2402.07433]]. //ArXiv, abs/2402.07433//.
106 +==== **Real-Time / Embedded** ====
100 100  
101 101  (% style="margin-left: 30.0px;" %)
102 -K. Didier, A. Cohen, D. Potop-Butucaru and A. Gauffriau, "[[Sheep in wolf's Clothing: Implementation Models for Dataflow Multi-Threaded Software>>https://ieeexplore.ieee.org/document/8843684]]," //2019 19th International Conference on Application of Concurrency to System Design (ACSD)//, Aachen, Germany, 2019, pp. 43-52, doi: 10.1109/ACSD.2019.00009.
109 +(% style="color:#003366" %)J(%%)ordan A. Ross, Alexandr Murashkin, Jia Hui Liang, Micha(% class="authors__name" %)ł Antkiewicz, Krzysztof Czarnecki, [[Synthesis and exploration of multi-level, multi-perspective architectures of automotive embedded systems>>url:https://rdcu.be/bQRqq||shape="rect"]],(% style="color:#003366" %) Software & Systems Modeling 2019
103 103  
111 +(% style="margin-left: 30.0px;" %)
112 +(% style="color:#003366" %)Reza Ahmadi, Ernesto Posse, and Juergen Dingel. 2018.[[ Slicing UML-based Models of Real-time Embedded Systems>>url:https://dl.acm.org/citation.cfm?doid=3239372.3239407||shape="rect"]]. In //Proceedings of the 21th ACM/IEEE International Conference on Model Driven Engineering Languages and Systems// (MODELS '18). ACM, New York, NY, USA, 346-356.
104 104  
105 105  (% style="margin-left: 30.0px;" %)
115 +(% style="color:#003366" %)Bader Alahmad and Sathish Gopalakrishnan. 2018. [[On Budgeting and Quality, with an Application to Safety-Critical Real-time Systems>>url:https://dl.acm.org/citation.cfm?doid=3273905.3273917||shape="rect"]]. In //Proceedings of the 26th International Conference on Real-Time Networks and Systems// (RTNS '18). ACM, New York, NY, USA, 19-29.
116 +
117 +(% style="margin-left: 30.0px;" %)
118 +(% style="color:#003366" %)Tobias Klaus, Florian Franzmann, Matthias Becker, and Peter Ulbrich. 2018. [[Data Propagation Delay Constraints in Multi-Rate Systems: Deadlines vs. Job-Level Dependencies>>url:https://dl.acm.org/citation.cfm?doid=3273905.3273923||shape="rect"]]. In //Proceedings of the 26th International Conference on Real-Time Networks and Systems// (RTNS '18). ACM, New York, NY, USA, 93-103.
119 +
120 +(% style="margin-left: 30.0px;" %)
121 +(% style="color:#003366" %)Andreas Sailer, Michael Deubzer, Gerald Lüttgen, and Jürgen Mottok. 2017. [[Comparing trace recordings of automotive real-time software>>url:https://dl.acm.org/citation.cfm?doid=3139258.3139265||shape="rect"]]. In //Proceedings of the 25th International Conference on Real-Time Networks and Systems// (RTNS '17). ACM, New York, NY, USA, 118-127.
122 +
123 +(% style="margin-left: 30.0px;" %)
124 +(% style="color:#003366" %)Guillaume Brau, Nicolas Navet, and Jérôme Hugues. 2017. [[Heterogeneous models and analyses in the design of real-time embedded systems - an avionic case-study>>url:https://dl.acm.org/citation.cfm?doid=3139258.3139281||shape="rect"]]. In //Proceedings of the 25th International Conference on Real-Time Networks and Systems// (RTNS '17). ACM, New York, NY, USA, 168-177.
125 +
126 +(% style="margin-left: 30.0px;" %)
106 106  ==== **Safety Analysis / Testing** ====
107 107  
108 108  (% style="margin-left: 30.0px;" %)
... ... @@ -122,7 +122,7 @@
122 122  Milestone
123 123  )))
124 124  |(((
125 -Tue. 16.04 10:00 CAP4 R.1115
146 +tbd
126 126  )))|(((
127 127  First Meeting/**Kick-Off **with a Latex and EasyChair introduction.
128 128  )))
... ... @@ -201,7 +201,7 @@
201 201  
202 202  === Talk ===
203 203  
204 -The talk should be 30 minutes (master) or 20 minutes (bachelor) long. This is followed by 5 minutes of questions. The slides should contain page numbers to allow the participants to ask specific questions after the talk. It would be great to include a short tool demo if your topic includes some concrete implementation.
225 +The talk should be 40 minutes (master) or 25 minutes (bachelor) long. This is followed by 5 minutes of questions. The slides should contain page numbers to allow the participants to ask specific questions after the talk. It would be great to include a short tool demo if your topic includes some concrete implementation.
205 205  
206 206  You can freely choose your presentation tool. Therefore, for the individual dates on the presentation slides it would be best to to use your own computer. If the slides are provided as PDF beforehand, a different computer could be used.
207 207  

Navigation

Quick Links

KIELER on GitHub
RTSYS Homepage